A new methodology of searching for an effective triplet set for an arithmetic built-in self-test is proposed. The proposed methodology minimizes both the number of triplets and the total test length using an ant colony optimization heuristic that iteratively selects the best triplet according to the fault coverage of each solution. Experimental results on the ISCAS 85 and ISCAS 89 benchmark circuits resulted in a 66.6% average triplet size reduction and a 62.7% average test length reduction compared to previous methodologies.
isting accumulators for the generation of random test patterns with no area overhead or performance degradation [1, 2, 3] . In this scheme, the accumulator with an n-bit adder is used to generate a sequence of binary patterns by continuously accumulating a constant value as shown in Fig. 1 . First, the initial vector is loaded into the accumulator register, and new test patterns are generated as a result of the iterative addition of the incremental value to the initial vector. Consecutive test patterns are described by the following equation: T 0 = S j , T i = T i−1 + I j , (i = 1, 2, . . . , L j ), where S j is the j-th initial vector, I j is the increment value, T i is the test pattern by j-th initial vector at the i-th cycle, and L j is the total number of cycles. The combination of values (S j , I j , L j ), called as a triplet, will generate L j + 1 test patterns. If n triplets are used to achieve target fault coverage, then n i=1 X i random patterns will be applied to the CUT (circuit under test). Without a loss of generality, the number of the triplets, n, should be decreased without any loss of target fault coverage to reduce the test application time. This paper proposes a new, efficient reseeding methodology for arithmetic BIST using an ACO (ant colony optimization) based meta-heuristic [4] to reduce both the seed size and total test length. Decreases in seed size and test length can contribute to reductions of the test application time and the memory requirement in external ATE so that the total test cost can be significantly decreased. 
Proposed Methodology
The proposed methodology finds an optimal triplet by selecting the best solution in terms of fault coverage among the solutions of the ant agents generated by the ACO heuristic and by a local search algorithm. Once ants have completed their solution construction, the solutions are taken to their local optimum by the application of a local search routine. Then pheromones are updated on the arcs of the locally optimized solutions. Procedural steps of the proposed scheme are summarized in more detail as follows.
Step 1) Initialization: An initial solution is created, and the values of pheromones and other variables are initialized. The initial solution consists of an initial vector, increment data, and test length, and is used as a seed to generate ant agents in the next processes. First, an initial vector, S j = (s 1 , s 2 , s 3 , . . . , s n ), where n is the total number of primary inputs of a CUT, is randomly generated. If the initial value is odd, then S j is used for the increment data, I j . If the initial value is even, S j + 1 is used for I j to ensure the generation of the maximum number of random test patterns [3] . Random test patterns are generated by iteratively accumulating the initial vector, S j , with the increment data, I j , and are fault simulated until a predefined number of successive test patterns with no improvement in fault coverage have been reached. Then the final number of random test patterns will be the value for L j .
Step 2) New Ants Generation: New ants are created according to the fitness function, and then fault simulation is performed for random test patterns generated by each ant to achieve its fault coverage. The purpose of Step 2 is to create N new global ants using a Roulette wheel selection scheme by the following fitness function,
, where 1 ≤ i ≤ n, τ i (k) is the pheromone value in the i-th primary input of ant k. p i (k) denotes the probability that the k-th ant lets the i-th primary input of CUT have a logic value of 1.
Step 3) Local Search: The local search procedure based on a genetic algorithm to send local solutions into the regions of the global ants is performed. The local search starts by generating a new triplet by cross-mutating two solutions that have been randomly selected from the global ants. Then the fault coverage of the random test patterns generated by the new triplet is calculated by fault simulation. If the fault coverage of the new triplet is higher than the minimum fault coverage of the global ant set, then the new triplet is sent to the region of the global ants, and the ant of which the fault coverage was the minimum is dropped from the global ant set. This process is repeated until a predefined number of successive iterations with no improvement in fitness values have been reached.
Step 4) Pheromones Update: The trails of the best solution found in the present cycle are reinforced. At the end of every local search cycle, the pheromone trails laid on the solutions found in this cycle are reinforced to facilitate the search around the specified point for the best solutions. The pheromone value in the i-th primary input of an ant k is calculated by the following equation,
, where Δτ j (k) = 1/F C k . F C k means the fault coverage of an ant k.
Step 5) Termination Test 1 : If K successive iterations of the above process results in no improvement, go to Step 6. Otherwise, go to step 2.
Step 6) Termination Test 2 : If target fault coverage is achieved, the process stops. Otherwise go to Step 1.
Experimental Results
The ACO based heuristic and GA-based local search method were implemented by C language, and Hope fault simulator [5] was used for the fault simulation of the test patterns generated by each ant agent. Experiments were performed on both ISCAS 85 and ISCAS 89 benchmark circuits. In case of ISCAS 89 benchmark circuits, scanned versions have been used. Table I shows the comparison between the proposed scheme and other arithmetic BIST schemes [2, 3] in terms of fault coverage (FC), the number of triplets (M), and total test length (L). In most of the benchmark circuits except for c432, s5378, c7552, s1196 and s1423, the proposed scheme showed the highest fault coverage, fewest triplets, and shortest test lengths. In case of c432 and s5378, [3] showed slightly shorter test length, but required much more triplets with lower fault coverage than the proposed scheme. Since the memory requirement of ATE directly depends on the number of triplets, even though the proposed scheme requires slightly longer test time but can reduce the test cost significantly for these two benchmark circuits. In case of c7552 and s1196, [3] produced slightly higher fault coverage by 0.2% and Table I . Comparison of the proposed methodology with other arithmetic BIST schemes 1.0%, respectively, but [3] required more test vectors by 5.6% and 17.0%, respectively, than the proposed scheme. In case of s1423, the proposed scheme produced higher fault coverage with slightly more test vectors than [3] . All these 5 benchmarks are very small circuits. In case of larger and more practical benchmark circuits such as s9234, s13207, s15850, s38417 and s38584, the proposed scheme showed the much better results in terms of all the metrics of fault coverage, triplet size and test length than the other schemes. On average, the number of triplets of the proposed scheme was smaller than the previous schemes by about 64.1%∼66.6%. Fewer triplets entail reduced memory requirements of external ATE so that the proposed methodology can guarantee a considerable reduction of test costs. In addition, the proposed methodology reduced the average test length by 26.1% and 62.7% compared to [2] and [3] , respectively. Therefore, the proposed scheme can shorten the test application times significantly.
Conclusion
A new seed calculation methodology for an arithmetic BIST scheme is proposed. To reduce both the number of triplet seed and the test length, the best triplet with the highest fault coverage is selected among ant agents generated by an ant colony optimization heuristic and a local search routine. Experimental results showed that the proposed scheme achieved good results for reducing test application times and memory requirements of external ATE.
